Skip to main content

Michael Taylor

Computing and Networking
564 CSE
Campus Box 352500
University of Washington
Seattle, WA 98195
Research Web Page:
Research Web Page:


Professor Taylor joined the UW Department of Electrical & Computer Engineering and Paul Allen School of Computer Science and Engineering in September 2017. Prior to joining, he was a Visiting Research Scientist at Google, working on datacenter accelerators and a tenured professor at the University of California San Diego Computer Science and Engineering Department from 2005 to 2016.

Prof. Taylor received a Ph.D. in Electrical Engineering and Computer Science from MIT, and his research centers around computer architecture, but spans the stack from VLSI to compilers. He was lead architect of the 16-core MIT Raw tiled multicore processor, one of the earliest multicore processors, which was commercialized into the Tilera TILE64 architecture. Recently, in 2017, Intel Skylake SP has adopted his scalable mesh of cores architecture that he proposed. Prof. Taylor co-authored the earliest published research on dark silicon, including a paper that derives the utilization wall that causes dark silicon, and a prototype massively specialized processor called GreenDroid. He also wrote a paper that establishes the definitive taxonomy, the Four Horsemen, for the semiconductor industry’s approaches to dealing with the problem, and a follow-on paper on the Landscape of the Dark Silicon Design Regime. Prof. Taylor’s research on dark silicon fed into the ITRS 2008 report that led Mike Mueller of ARM to coin the term “dark silicon”. More recently, he wrote the first academic paper on Bitcoin mining chips. His work in 2015 made the case for ASIC Clouds -- datacenters full of ASICs -- and the same work predicted both the Google TPU and the Google VPU (video transcoding unit for YouTube). He leads the DARPA-funded HammerBlade, and BlackParrot projects, two open source hardware efforts. He has taped out 4 chips in FinFet process nodes.

Research Projects

Recent Publications

  • Ajayi, T., Al-Hawaj, K., Amarnath, A., Dai, S., Davidson, S., Gao, P., . . . Zhang, Z. (2017). 1. Celerity: An Open Source RISC-V Tiered Accelerator Fabric. Proceedings of Hotchips. [ Link ]
  • Taylor, M. B. (2017). The Evolution of Bitcoin Hardware. Computer, 50(9), 58-66. doi:10.1109/mc.2017.3571056 [ Link ]
  • Khazraee, M., Gutierrez, L. V., Magaki, I., & Taylor, M. B. (2017). Specializing a Planets Computation: ASIC Clouds. IEEE Micro, 37(3), 62-69. doi:10.1109/mm.2017.49 [ Link ]
  • Khazraee, M., Zhang, L., Vega, L., & Taylor, M. B. (2017). Moonwalk. ACM SIGPLAN Notices, 52(4), 511-526. doi:10.1145/3093336.3037749 [ Link ]
  • Taylor, M. B. (2012). Is dark silicon useful? Proceedings of the 49th Annual Design Automation Conference on - DAC 12. doi:10.1145/2228360.2228567 [ Link ]
  • Taylor, M., Kim, J., Miller, J., Wentzlaff, D., Ghodrat, F., Greenwald, B., . . . Agarwal, A. (2002). The Raw microprocessor: a computational fabric for software circuits and general-purpose programs. IEEE Micro, 22(2), 25-35. doi:10.1109/mm.2002.997877 [ Link ]