Table of Contents

LIST OF FIGURES .... **VI**

LIST OF TABLES .... **X**

LIST OF EQUATIONS .... **XI**

CHAPTER 1. GENERAL INTRODUCTION **1**

CHAPTER 2. CIRCUIT IMPLEMENTATION ALTERNATIVES AND TECHNOLOGIES **6**

OVERVIEW OF CHIP DESIGN STYLES 6

Full custom *6*

Standard cells *9*

Mask-programmable gate arrays *12*

Programmable logic devices *13*

Field-programmable gate arrays *19*

Discrete components *32*

Microcontrollers and DSPs *33*

Design style summary *35*

OVERVIEW OF SINGLE FPGA MAPPING SOFTWARE 36

Technology mapping *36*

Placement *37*

Routing *41*

Software summary *42*

CHAPTER 3. MULTI-FPGA SYSTEM APPLICATIONS **43**

CHAPTER 4. LOGIC VALIDATION **49**

SIMULATION 50

PROTOTYPING 51

EMULATION 52

FORMAL VERIFICATION 54

COMPLETE LOGIC VALIDATION 56

CHAPTER 5. MULTI-FPGA SYSTEM HARDWARE **58**

CHAPTER 6. SPRINGBOK **72**

INTRODUCTION 72

THE SPRINGBOK ARCHITECTURE 73

THE SPRINGBOK MAPPING TOOLS 77

SPRINGBOK VS. OTHER CURRENT APPROACHES 79

CONCLUSIONS 82

CHAPTER 7. MESH ROUTING TOPOLOGIES **83**

INTRODUCTION 83

MESH ROUTING STRUCTURES 83

I/O PIN USAGE OPTIMIZATION 84

INTERNAL ROUTING RESOURCE USAGE OPTIMIZATION 88

BOUNDS ON SUPERPIN PERMUTATION QUALITY 93

OVERALL COMPARISONS 96

AUTOMATIC MAPPING TOOLS 99

CONCLUSIONS 99

CHAPTER 8. LOGIC EMULATOR INTERFACES **100**

INTRODUCTION 100

PROTOCOL TRANSDUCERS 101

EXAMPLE MAPPINGS 105

Video *105*

Audio *106*

PCMCIA *107*

VMEbus Slave *109*

CONCLUSIONS 110

CHAPTER 9. MULTI-FPGA SYSTEM SOFTWARE **112**

MULTI-FPGA SYSTEM SOFTWARE FLOW 114

PARTITIONING AND GLOBAL PLACEMENT 116

GLOBAL ROUTING 120

PIN ASSIGNMENT 124

PLACEMENT AND ROUTING 129

SUMMARY 130

CHAPTER 10. BIPARTITIONING **131**

INTRODUCTION 131

METHODOLOGY 133

BASIC KERNIGHAN-LIN, FIDUCCIA-MATTHEYSES BIPARTITIONING 134

CLUSTERING AND TECHNOLOGY-MAPPING 135

UNCLUSTERING 144

INITIAL PARTITION CREATION 146
MULTIPLE RUNS 150
HIGHER-LEVEL GAINS 152
DUAL PARTITIONING 155
PARTITION MAXIMUM SIZE VARIATION 158
OVERALL COMPARISON 162
PSEUDOCODE AND COMPUTATIONAL COMPLEXITY 164
CONCLUSIONS 166
CHAPTER 11. LOGIC PARTITION ORDERINGS 169
INTRODUCTION 169
PARTITION ORDERING CHALLENGES 170
BASIC PARTITION ORDERING ALGORITHM 173
ALGORITHM EXTENSIONS 178
EXPERIMENTS 181
PSEUDOCODE AND COMPUTATIONAL COMPLEXITY 183
CONCLUSIONS 187
CHAPTER 12. PIN ASSIGNMENT 188
INTRODUCTION 188
GLOBAL ROUTING FOR MULTI-FPGA SYSTEMS 188
PIN ASSIGNMENT FOR MULTI-FPGA SYSTEMS 189
FORCE-DIRECTED PIN ASSIGNMENT FOR MULTI-FPGA SYSTEMS 193
COMPARISON OF PIN ASSIGNMENT APPROACHES 200
PSEUDOCODE AND COMPUTATIONAL COMPLEXITY 204

CONCLUSIONS 206

SPRING REPLACEMENT RULES 207

CHAPTER 13. CONCLUSIONS AND FUTURE WORK 210

LIST OF REFERENCES 218

List of Figures

Figure 1. Steps in the fabrication of a full custom design 8
Figure 2. Steps in patterning a layer 9
Figure 3. A standard cell chip layout, and a detail of a portion of the array 10
Figure 4. The Chaos router chip 11
Figure 5. Floating gate structure for EPROM/EEPROM 14
Figure 6. PAL and PLA structures 15
Figure 7. One portion of the PAL structure, and the corresponding implementation 16
Figure 8. The PML structure 17
Figure 9. CPLD structure 18
Figure 10. Actel's Programmable Low Impedance Circuit Element 19
Figure 11. The Actel FPGA structure 20
Figure 12. The Actel ACT 3 C-Module and S-Module 21
Figure 13. Actel routing structure 21
Figure 14. Programming bit for SRAM-based FPGAs, and a 3-input LUT 23
Figure 15. The Xilinx 4000 FPGA structure 24
Figure 16. Details of the Xilinx 4000 series routing structure 25
Figure 17. Details of the Xilinx CLB and switchbox 26
Figure 18. The CLi6000 routing architecture 28
Figure 19. Details of the CLi routing architecture 29
Figure 20. The CLi logic cell 30
Figure 21. The Aptix FPIC architecture 31
Figure 22. An example DSP architecture 34
Figure 23. Example of 5-input LUT technology mapping 37
Figure 24. Placement of the circuit from Figure 23 38
Figure 25. An example of a local minima in placement 40
Figure 26. Routing of the placement from Figure 24 41
Figure 27. Mesh and crossbar topologies 58
Figure 28. A hierarchy of crossbars 60

Figure 29. The Aptix AXB-AP4 topology 61
Figure 30. The Splash 2 topology 62
Figure 31. The Anyboard topology 63
Figure 32. The DECPeRLe-1 topology 63
Figure 33. The Marc-1 topology 64
Figure 34. The RM-nc system 65
Figure 35. System similar to the Mushroom processor prototyping system 66
Figure 36. Expandable mesh topology similar to the Virtual Wires Emulation System 67
Figure 37. The MORRPH topology 69
Figure 38. The G600 board 70
Figure 39. Base module and example topology built in the COBRA system 71
Figure 40. The Springbok interconnection pattern, and two connected baseplates 73
Figure 41. Non-device daughter cards 74
Figure 42. Method for handling bi-directional signals 76
Figure 43. Springbok software flow diagram 77
Figure 44. An FPIC based prototyping board 79
Figure 45. Basic mesh topology 84
Figure 46. 4-way, 8-way, and 1-hop mesh routing topologies 85
Figure 47. Distance to reach FPGAs in 4-way, 8-way, and 1-hop topologies 86
Figure 48. Bisection bandwidth in 4-way, 8-way, and 1-hop topologies 86
Figure 49. Example of the bandwidth calculation, and relative bandwidth summary 87
Figure 50. Distances in normal and Superpin connection pattern 89
Figure 51. Intuition behind permuted Superpins 90
Figure 52. Average and maximum internal routing resource usage 92
Figure 53. Diagram of the lower bound calculation, and a table of the values 93
Figure 54. Permutations in 8-way meshes 95
Figure 55. Multiple paths in a two-dimensional permuted mesh decrease costs 96
Figure 56. Graphs of delay from source to nearest destinations 97
Figure 57. Distances of signals under several topologies in a 5x5 array 98
Figure 58. Distances of 5-signal buses under several topologies. 98

Figure 59. A communication protocol at three levels: electrical, timing, and logical 102
Figure 60. Interface transducer board 104
Figure 61. Logic diagram of an interface transducer mapping for incoming video data 106
Figure 62. PCMCIA interface built with the Intel 82365SL DF PCIC chip 108
Figure 63. Multi-FPGA system mapping software flow 115
Figure 64. Example system for topological effects on multi-FPGA system partitioning 117
Figure 65. An example of the suboptimality of recursive bipartitioning 118
Figure 66. Example of iterative bipartitioning 119
Figure 67. Crossbar routing topology 121
Figure 68. Multi-FPGA topologies with simple pin assignments 125
Figure 69. Topology for integrated global routing and pin assignment 127
Figure 70. The Fiduccia-Mattheyses variant of the Kernighan-Lin algorithm.. 134
Figure 71. Example for the discussion of the size of logic functions... 139
Figure 72. Example of the impact of technology-mapping on partitioning quality 143
Figure 73. Results from partitioning with random and seeded initialization 148
Figure 74. Graphs of cutsizes for runs of both basic KLFM, and our optimized version 150
Figure 75. Graphs of cutsizes for runs of optimized version versus spectral approaches......................... 151
Figure 76. Examples for the higher-level gains discussion 153
Figure 77. Graphs of partitioning results as the maximum partition size is increased............................. 158
Figure 78. Methods of determining the contribution of techniques to the overall results 161
Figure 79. Details of the comparison of individual features 164
Figure 80. Optimized Kernighan-Lin, Fiduccia-Mattheyses algorithm 164
Figure 81. Presweeping 164
Figure 82. Connectivity clustering 165
Figure 83. Random initialization 166
Figure 84. The KLFM inner loop, augmented with 3rd-level gains 167
Figure 85. Example of iterative bipartitioning 171
Figure 86. Topologies for connectedness of partitions and multiple partition creation............................ 171
Figure 87. Queue formulation of the shortest-path algorithm 174
Figure 88. Examples of multiple cuts in a topology 175

Figure 89. Ring topology, one of the most symmetric topologies 176
Figure 90. A failure of Global combining, and a comparison of ratio-cut metrics 177
Figure 91. Example of parallelizable cuts, and multi-way partitioning opportunities 179
Figure 92. The DECPeRLe-1 board 181
Figure 93. The NTT board 181
Figure 94. The Splash topology 182
Figure 95. Demonstration of the clustering to discover k-way partitioning opportunities 182
Figure 96. Demonstrations of how the algorithm reacts to different topology parameters 183
Figure 97. Logic partition ordering algorithm 184
Figure 98. Clustering algorithm for multi-way partitioning 184
Figure 99. Algorithm for computing probabilities for random route distribution 185
Figure 100. Network saturation algorithm 185
Figure 101. Global combining algorithm 186
Figure 102. Local combining algorithm 186
Figure 103. Cut parallelization algorithm 186
Figure 104. Two views of the inter-FPGA routing problem 189
Figure 105. Checkerboard and wavefront pin assignment placement orders 190
Figure 106. Example problem with the Checkerboard algorithm 191
Figure 107. Topologies that cannot be handled by sequential placement pin assignment 192
Figure 108. Example of spring simplification rules 195
Figure 109. Topology for demonstrating the advantage of ripple moves 196
Figure 110. The Splash and Virtual Wires topologies 201
Figure 111. The NTT topology 202
Figure 112. Schematic of the Marc-1 board 203
Figure 113. The force-directed pin assignment algorithm 205
Figure 114. Algorithm for applying ripple moves 205
Figure 115. Spring system before node U is removed, and after 207

List of Tables

Table 1. Quality comparison of partitioning methods 132

Table 2. Sizes of example circuits 133

Table 3. Quality comparison of clustering methods 140

Table 4. Performance comparison of clustering methods 141

Table 5. Quality comparison of clustering methods on technology-mapped circuits 142

Table 6. Quality comparison of unclustering methods 145

Table 7. Performance comparison of unclustering methods 145

Table 8. Quality comparison of initial partition creation methods 146

Table 9. Performance comparison of initial partition creation methods 147

Table 10. Quality comparison of spectral initial partition creation methods 149

Table 11. Performance comparison of spectral initial partition creation methods 149

Table 12. Quality comparison of higher-level gains 154

Table 13. Performance comparison of higher-level gains 154

Table 14. Quality comparison of Dual partitioning 157

Table 15. Performance comparison of Dual partitioning 157

Table 16. Quantitative speed comparison table 198

Table 17. Continuation of Table 16 199

Table 18. Routing resource usage comparison table 199

Table 19. Unconstrained pin assignment distances 204

List of Equations

Equation 1. FIR filter equation 33

Equation 2. Connectivity metric for connectivity clustering 138

Equation 3. Multi-partition ratio-cut metric 178

Equation 4. Reformulation of the standard force equation 197

Equation 5. Spring forces in the X and Y direction 207

Equation 6. Total forces on node, assuming it is placed at its optimal location 208

Equation 7. Optimal X position of node expressed in terms of its neighbors' positions 208

Equation 8. Substitution of Equation 7 into Equation 5 208

Equation 9. Simplification of Equation 8 208

Equation 10. Simplification of Equation 9 208

Equation 11. Simplification of Equation 10 209

Equation 12. Spring constants for spring replacement, derived from Equation 11 209

Acknowledgments

A thesis is as much a product of the environment it was created in, and the support it received, as it is the work of a graduate student. This thesis is no exception. Although there have been many hands helping me in my work (and I apologize to those I have not recognized here), some people stand out in my mind.

In developing the pin assignment software, numerous people generously gave me detailed descriptions of their systems, and shared example mappings, making this work possible. These include Patrice Bertin, Duncan Buell, David Lewis, Daniel Lopresti, Brian Schott, Mark Shand, Russ Tessier, Herve Touati, Daniel Wong, and Kazuhisa Yamada.

When my partitioning work was in its infancy, Andrew B. Kahng gave me many helpful pointers into the literature, which helped crystallize my thoughts. He and Lars Hagen were kind enough to give me access to their spectral partitioning codes, helping to extend my work. Finally, D. F. Wong, and Honghua Yang also aided in this effort.

The routing topologies work was significantly improved by pointers from Michael Butts at Quickturn. He has been a consistent source of advice and good ideas, helping in many other places in this thesis. There have been several others in the multi-FPGA system community that have encouraged my work, and offered valuable criticism. These include members of Anant Agarwal's Virtual Wires group at MIT (especially Jonathan Babb and Russ Tessier), as well as Pak Chan and Martine Schlag at UC - Santa Cruz.

At the University of Washington, the graduate students and staff have been a great resource in my work. Donald Chinn provided some valuable insights into the lower bounds of the routing topologies work. The CAD group at U.W., including Pai Chou, Darren Cronquist, Soha Hassoun, Henrik Hulgaard, Neil McKenzie, and Ross Ortega, has also helped in many ways, not the least of which being a willing set of guinea pigs to innumerable practice talks (or was it just to get the free food?). Larry McMurchie ranks high in this list as well. Also, his providing his routing software to me, as well as helping me customize it to my problem, greatly helped the mesh routing topologies work.

Undoubtedly the biggest help from my fellow students came from Elizabeth Walkup. Countless times I ran to her with my graph theory problems, wild ideas, and minor complaints, and while we may not have solved them all, I always walked away better than I arrived. Her hand can be found in numerous places throughout this thesis.

Financial support is obviously critical to any prolonged research endeavor. This work was funded by both the Defense Advanced Research Projects Agency under Contract N00014-J-91-4041, as well as an AT&T Fellowship.

Finally, I am deeply indebted to my faculty advisors, both formal and informal, for their help throughout this process. Larry Snyder helped me in the beginning, and got me started on research. Ted Kehl has always been a support, even when he has been cutting me down (not that I didn't usually deserve it). Steve Burns, Carl Ebeling, and Gaetano Borriello have gotten me where I am now, both in pushing me in new directions and to new opportunities, as well as stepping back and letting me chart my own course. Without these people this thesis would never have been written. This is particularly true of Carl, who's offhand comments started this whole endeavor, and Gaetano, whose breakthrough comments at critical times radically improved much of this work.

I thank all the people who helped me in this work, and apologize to those I may have forgotten here.

Dedication

To my parents for giving me the tools, to Gaetano, Carl, and Steve for giving me the freedom, and to my wife Susan for giving me the support to complete this thesis.